Design and Simulation of Single Electron Threshold Logic Gate based Programmable Logic Array  by Ghosh, Arpita et al.
 Procedia Technology  10 ( 2013 )  866 – 874 
2212-0173 © 2013 The Authors. Published by Elsevier Ltd.
Selection and peer-review under responsibility of the University of Kalyani, Department of Computer Science & Engineering
doi: 10.1016/j.protcy.2013.12.432 
International Conference on Computational Intelligence: Modeling Techniques and Applications 
(CIMTA) 2013 
Design and Simulation of Single Electron Threshold Logic Gate 
based Programmable Logic Array 
ARPITA GHOSHa *, AMIT JAINb and SUBIR KUMAR SARKARb  
a Department of Electronics and Communication Engineering, RCCIIT,Kolkata-15,India 
bDepartment of Electronics and Telecommunication Engineering, Jadavpur University,Kolkata-32,India 
Abstract 
Single electron tunnelling technology based threshold logic gate is one of the basic functional blocks for designing single 
electronics circuits. In this paper design and implementation of threshold logic gates based Programmable logic array is 
presented. The logic operation of the circuit is simulated using well accepted Monte Carlo based simulation tool SIMON.  The 
stability of the designed circuit is analysed using stability plots. Here the stability has been analysed considering different input 
combinations of the designed circuit. 
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1. Introduction 
Single electron tunnelling technology is considered as one of the most attractive alternatives of CMOS technology 
as it overcomes most of the shortcomings by its low power consumption and feature size scalability. The principle 
of single electron tunnelling technology is to control the transport of individual electrons through tunnel junctions 
[1]. The conditions for these controlled electron tunnelling is described in section 1.1, which is based on the 
orthodox theory of single electronics [2]. This tunnelling property can be used to encode Boolean values directly as 
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single electron charges.  Many single electron circuits are implemented and validated using Boolean functions which 
is nothing but the combination of several single electron based AND,OR and NOT gates. Large circuit depth is the 
main disadvantage of Boolean function based implementation and the threshold logic based approach is one of the 
promising solutions. The first threshold logic gate (TLG) is proposed by Lageweg [3], where the Boolean input 
signals are evaluated by the presence or absence of the arriving charge. So, Threshold logic gate (TLG) can be 
considered as an alternative to Boolean logic gates in terms of logic functions. A number of research works have 
been reported in the literature regarding the threshold logic based designs and implementation of useful Boolean 
logic functions [4-6]. 
     This paper represents an application of single electron tunneling technology based on threshold logic. In this 
work design, simulation and analysis of a programmable logic array (PLA) using SET based threshold logic gate is 
implemented for the first time. The logic operation of the PLA is simulated using SIMON 2.0 which is a single 
electron circuit simulator based on Monte Carlo method to verify correct functioning of the circuit. The stability 
operation is confirmed using stability plots for various input combinations. 
2. Background of Single electron tunneling 
A tunnel junction can be considered as a sandwiched structure of a layer with an extremely thin insulating material 
and two layers of conducting material. Tunnelling is the event in which transportation of charge takes place. The 
tunnel junction characteristics depends upon the junction capacitance (Cj), junction resistance (Rj) and voltage across 
the junction (Vj). For tunnelling Vj must satisfy the condition  
                                                                                 j cV V                                                                                         (1) 
Where VC is the critical voltage. The junction is said to be in the stable state if 
                                                                                 j cV V                                                                                         (2) 
The critical voltage of a tunnel junction can be calculated as 
                                                                                                                                                         (3) 
 
 Here e is electronic charge (e=1.602x10-19coulomb) and CC is the equivalent capacitance of the remainder circuit 
apart from the tunnel junction. 
  Being a quantum physical process individual electron transportation can only be described by stochastic process. It 
is possible to only calculate the chance of an electron tunnelling through a junction after td [5] time interval. So 
switching error probability (Perror) is a non- zero quantity and the delay time can be calculated as 
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3. Single electron threshold logic 
Any linearly separable Boolean functions can be computed using threshold logic gates by [7]: 
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Where xi are n Boolean inputs and wi are the corresponding n integer weight. T is the threshold value and 
∑ ݓ௜ ௡௜ୀଵ .ݔ௜ is the weighted sum. If the weighted sum is greater than or equal to T, the output of the gate becomes 
logic 1, otherwise the value is logic 0. A linear threshold logic gate symbol proposed by Lageweg is shown in  
 
 
 
Fig. 1.  Threshold gate symbol proposed by Lageweg 
 
Fig. 1. For n input TLG Vc acts as the threshold value T. The threshold logic gate proposed in [3] allows for both 
positive and negative weights as shown in Fig. 2. For calculating total weighted sum, input VPs along with their 
corresponding weights (capacitor value CP) are added to the junction voltage (Vj) and the input Vns along with their 
corresponding weights (capacitor values Cn) are subtracted from Vj. The desired threshold value can be achieved by 
the adjustment of bias voltage Vb and it’s input capacitor Cb. So the final form of F(X) is 
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Fig. 2. n input threshold logic gate structure. 
 
 
 
Fig. 3. Single electron transistor based inverter Circuit, Cload is the output load capacitance, Cj and Rj are tunnel junction capacitance and 
resistance respectively. 
 
Proper parameter value selection leads to implementation of different Boolean functions. Buffers are required to 
eliminate the strong feedback effects in the network. A single electron transistor based inverter circuit has been 
shown in Fig. 3 Cload is the output load capacitance, Cj and Rj are tunnel junction capacitance and resistance 
respectively. 
4. PLA Implementation using SET threshold logic 
Programmable logic arrays are the devices in which, with the help of different AND gate planes and OR gate planes 
combinational functions can be implemented. We have considered two functions F1 and F2 to be implemented using 
the designed PLA. 
 
Where,        F1=B’C’+A’C,   F2=A’B+A’C+AB’ 
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Fig. 3. Basic Programmable logic array 
 
Table 1 Truth Table of the designed programmable logic array 
 
A B  C F1 F2 
0 0 0 1 0 
0 0 1 1 1 
0 1 0 0 1 
0 1 1 1 1 
1 0 0 1 1 
1 0 1 0 1 
1 1 0 0 0 
1 1 1 0 0 
 
We have implemented PLA circuit using SET threshold logic gates as shown in Fig. 4. The designed circuit 
consists of mainly two layers. The first layer consists of three AND gates which are implemented using the 
combination of NAND gate and buffers and the second layer consists of OR gates where each and every OR gate is 
comprised of a SET buffer and NOR gate. Here four AND gates and two OR gates are used for implementation of 
these particular functions. The designed circuit is simulated in the SIMON environment. Fig. 5 shows the input 
waveforms A, B and C and the corresponding output waveforms for the output functions F1 and F2 has been 
shown in Fig. 6. We have used pulse wave form for input signals instead of using a DC signal of value 0.0V (logic 
‘0’) or 0.016V (logic ‘1’). If we would have used a DC signal as an input signal each time to check for all the 
possible combinations then we would have needed twenty four different signals with eight for each of the input 
signal. But with the approach we have used we need only one variety for each of the control signal which 
obviously increases the readability of the circuit. The output waveforms are verified using the truth table of the 
programmable logic array shown in table 1.From the output waveforms it is proved that the simulation result of the 
designed circuit successfully satisfies all the logical conditions. 
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Fig. 4.Single electron threshold logic based Programmable logic array 
 
 
 
 
(a) 
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(b) 
                                                            
(c) 
 
Fig. 5. The input waveforms of the designed circuit (a) A (b) B and (c) C where 0.0V signifies the logic ‘0’ value and 0.016V signifies the logic 
‘1’ value. 
 
 
(a) 
 
(b) 
Fig. 6.The output waveforms for function (a) F1 and (b) F2 where 0.0V signifies the logic ‘0’ value and 0.016V signifies the logi c ‘1’ value. 
 
The stability diagrams are plotted to verify the stable operation of the designed circuit using the stability plot option 
of SIMON 2.0. SIMON [8] works on the principle of calculating free energy for each point on the stability plot, 
which is a combination of two input voltages. The stability of the designed circuit is manifested by calculating the 
local minima of the circuit free energy and the corresponding points in the stability plot are coloured in white. This 
also proves that these combinations of control signal vector prohibits electron tunnelling, keeping the electrons in 
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the islands. The points correspond to local maxima of the circuit free energy are coloured black and considered as 
unstable points. The rest of the points in the stability plot are coloured grey and it stands for the justification of the 
small current that flows through the junctions. The points correspond to the input control signal vectors [0, 0], [0, 1], 
[1, 0], [1, 1] are presented as A, B, C and D respectively as shown in Fig. 7. It can be observed from the figure that 
all the four points are coloured white which proves that for all the input combinations the designed circuit will 
remain in stable regions. While free energy is reaching the local maxima grey colour goes darker. Light gray 
coloured points are near the local minima of free energy. 
 
 
(a) 
 
(b) 
 
(c) 
Fig. 7. Stability plot of the designed circuit for different combinations of inputs (a) A and C (b) A and B (c) B and C with A= [0, 0]; B= [0, 1]; C= 
[1, 0]; D= [1,1] and T= 0 K 
 
5. Conclusion 
The paper presents a successful implementation of single electron threshold logic based programmable logic array 
from the simulation point of view. The logical conditions are validated using simulation results of input and output 
waveforms. Buffered threshold logic gates have been used in the circuit which acts as a defence against the feedback 
effect and also helps to increase the stability. The different conditions of stable operation of the circuit is also 
verified and discussed through stability plots for various input combinations. 
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